- Sky

MAY 0 6 ZONA 2 30 STRADELINES

TSMC-03-375

April 30, 2004

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No.  $10/798,178 \quad 03/11/04$ 

Cheng-Ku Chen et al.

METHOD OF FORMING POLYSILICON GATE STRUCTURES WITH SPECIFIC EDGE PROFILES FOR OPTIMIZATION OF LDD OFFSET SPACING

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation
In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on May  $\frac{4}{3}$ , 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date \_

Syl B. hD 5/4/01

- U.S. Patent 6,514,830 to Fang et al., "Method of Manufacturing High Voltage Transistor with Modified Field Implant Mask," discloses a method of manufacturing a high voltage transistor exhibiting high gated diode breakdown voltage, low leakage and low body effect while avoiding an excessive number of costly masking steps.
- U.S. Patent 6,350,639 to Yu et al., "Simplified Graded LDD Transistor Using Controlled Polysilicon Gate Profile," discusses a manufacturing method for Metal-Oxide-Semiconductors (MOS) which employ lightly doped drain (LDD) structures.
- U.S. Patent 6,025,240 to Chan et al., "Method and System for Using a Spacer to Offset Implant Damage and Reduce Lateral Diffusion in Flash Memory Devices," discloses a system and method for providing a memory cell on a semiconductor.
- U.S. Patent 6,294,432 to Lin et al., "Super Halo Implant Combined with Offset Spacer Process," discloses a method for forming a semiconductor structure by using super halo implant combined with offset spacer process.

## TSMC-03-375

U.S. Patent 6,187,644 to Lin et al., "Method of Removing Oxynitride by Forming an Offset Spacer," discloses a method for forming a semiconductor device.

Sincerely

Stephen B. Ackerman, Reg. No. 37761

Form PTO-1	Orm PTO-1449  DOING NUMBER (CORCIN)  ACHIELDS NUMBER  TSM C = 0.3 - 2.75 10/ 798 1														<del>`</del>
INFOR	≀M.	ΔΤ	10	N I	)!S	SC	1 (	OSLIRE	A PATION	}	TSMC-03-	375 1	0/798	1178	3
01	11117	ΪN	lΑ	N	AF	эp	L	OSUPE O	S MIN S		Lyxuni Chen	9- Ku	Cha	, et	-al.
	nı		\U^/	nt e	ىما	,, ;	100	CATION.	0 6 2004		FHOR Date	0	oup Lt Unt		-
(2)	(0.	-		ш,		13 /		E Proposition of the second	U S PA	TE	O3/11/0 NT DOCUMENTS	4		·	
EXAMINED	00	ססטענאן אטענגע						DATE			ועוונ	CLASS	Mecun		ם בודנ סאטגונ
	6	5	ı	4	8	3	0	24/03	Fang	ė	td.	438	302	1/11	102
	6	3	S	٥	6	3	9	2/26/02		+	el .	438	199	4/10	101
	1	ı			1		ł	2/15/00		<u> </u>	et al.	438	303		8197
		1 1	ı ı				1 1	र्था3/०।	Lin	et	- d.	438	303	9/8	7
								9/25/01	Lin	اح	t al.	438	301		20/99
							_	,							
						_									
•					_			,			. ,				
								· · · · · · · · · · · · · · · · · · ·	FOREIGN P	PAT	TENT DOCUMENT	S		<del> </del>	<del>,</del>
	$\infty$	COMENT HUMBER						OUTE	COUNTRY			cuss	SUBCLASS	Translation YES NO	
										+		123	1~~		
<u></u>		1	+	-	-	-1	-					- <del> </del>			
					- -	1	-		······································						
			1	-	-	-	-								
					- -	-	-								
									OTHER DO	cu	MENTS (Induding A	utror, Title, De	ila, Partinant I	94903. EK	:.)
	_													·	
·															
													·		
								,							
EXAMPLE	'	·									DATE CONCRED	<del></del>			· · · · · · · · · · · · · · · · · · ·
													,		
										<del></del> -				······································	